EC27 Series Oscillator

Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

Datasheet Navigation

Electrical Specifications Dimensions and Marking Environmental / Mechanical Tape & Reel Test Circuit Solder Pad Layout Solder Reflow Show All

Resources

Series FAQs Qualification Report Thermal Resistance FAQs REACH Resources RoHS Resources

Revision M 11/16/2010

Electrical Specifications

Nominal Frequency (F₀)	1.000MHz to 200.000MHz Some frequencies within this range may not be available.
Frequency Tolerance/Stability	(Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration) ±100ppm Maximum ±50ppm Maximum ±25ppm Maximum ±20ppm Maximum
Operating Temperature Range (OTR)	-10°C to +70°C -40°C to +85°C
Supply Voltage (V_DD)	2.5V_DC ±5%
Input Current (I_DD)	3mA Maximum from 1.000MHz to 9.999999MHz 4mA Maximum from 10.000MHz to 19.999999MHz 5mA Maximum from 20.000MHz to 39.999999MHz 6mA Maximum from 40.000Hz to 50.000MHz 10mA Maximum from 50.000001MHz to 69.999999MHz 15mA Maximum from 70.000MHz to 110.000MHz 35mA Maximum from 110.000001MHz to 125.000MHz 45mA Maximum from 125.000001MHz to 155.000MHz 58mA Maximum from 155.000001MHz to 200.000MHz
Output Voltage Logic High (V_OH)	90% of V_DD Minimum (I_OH= -4mA)
Output Voltage Logic Low (V_OL)	10% of V_DD Maximum (I_OL= +4mA)
Duty Cycle (SYM)	Measured at 50% of waveform 50 ±10(%) 50 ±5(%)
Rise Time/Fall Time (T_R/T_F)	Measured at 20% to 80% of Waveform 6nSec Maximum from 1.000MHz to 24.000MHz 4nSec Maximum from 24.000001MHz to 50.000MHz 3nSec Maximum from 50.000001MHz to 110.000MHz 2nSec Maximum from 110.000001MHz to 200.000MHz
Load Drive Capability (C_LOAD)	15pF Maximum
Aging (at 25°C)	±5ppm/year Maximum
Storage Temperature (STR)	-55°C to +125°C
Output Control Function	Tri-State Enable High
Tri-State Input Voltage	V_IH of 90% of V_DD or Greater or No Connection to enable output, V_IL of 10% of V_DD or less to disable output
RMS Phase Jitter	1pSec Maximum (12kHz to 20MHz offset frequency)
Start Up Time	10mSec Maximum
Standby Current	10µA Maximum (Disabled Output, High Impedance)