 |
Nominal Frequency |
1.544MHz to 100.000MHz. |
|
The specified reference or "center" frequency of the oscillator.
Typically specified in megahertz (MHz)or kilohertz (kHz).
|
 |
Frequency Tolerance/Stability |
(Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year
Aging at 25°C, Shock and Vibration)
±100ppm Maximum
±50ppm Maximum
±25ppm Maximum
±20ppm Maximum
|
|
This "inclusive" specification is the amount of frequency deviation
from the center frequency associated with a set of operating
conditions. These conditions include: Operating Temperature Range,
Supply Voltage, and Output Load. This parameter is specified with a
maximum and minimum frequency deviation, expressed in percent (%)
or parts per million (ppm).
|
 |
Operating Temperature Range |
-10°C to +70°C (Standard)
-40°C to +85°C (Optional) |
|
The maximum and minimum temperatures that
the oscillator device can be exposed to during oscillation. Over this
temperature range, all of the specified device operating
parameters are guaranteed.
|
 |
Supply Voltage (VDD) |
5.0VDC ±10% |
|
The DC input voltage necessary for oscillator operation, specified in
volts.
|
 |
Input Current |
Measured with No Load
20mA Maximum from 1.544MHz to 35.000MHz
40mA Maximum from 35.000001MHz to 70.000MHz
60mA Maximum from 70.000001MHz to 100.000MHz |
|
The amount of current consumption by an oscillator from the power
supply, typically specified in milliamps (mA).
|
 |
Output Voltage Logic High (VOH) |
2.4VDC Minimum with TTL Load,
VDD-0.5VDC Minimum with HCMOS Load (IOH = -16mA) |
|
Defined as the Output Voltage Logic High or "Logic 1"
(Figure 1 in oscillator
glossary of terms).
|
 |
Output Voltage Logic Low (VOL) |
0.4VDC Maximum with TTL Load,
0.5VDC Maximum with HCMOS Load (IOL = 16mA) |
|
Defined as the Output Voltage Logic Low or "Logic 0"
(Figure 1 in oscillator
glossary of terms).
|
 |
Duty Cycle |
50 ±10(%)
50 ±5(%) (Optional) measured at 50% of waveform. |
|
The measure of output waveform uniformity. This term, also referred
to as symmetry, is a measurement of the time that the output
waveform is in a logic high state, expressed as a percentage (%).
This parameter is measured at a specified voltage threshold or at a
percentage of the output waveform amplitude (Figure 1 in the oscillator glossary of terms).
|
 |
Rise Time/Fall Time |
6nSec Maximum Measured from 20% to 80% of waveform from 1.544MHz to 35.000MHz
4nSec Maximum Measured from 20% to 80%of waveform from 35.000001MHz to 100.000MHz |
|
The Rise Time, measured in nanoseconds (nSec), is defined as the
transition time from an output logic low to an output logic high.
Conversely, the Fall Time, also measured in nanoseconds (nSec), is
defined as the transition time from an output logic high to an output
logic low. This transition time is measured at specified voltage
thresholds or at specified percentages of the output waveform
amplitude
(Figure 1 in the oscillator glossary of terms).
|
 |
Load Drive Capability |
10 TTL or 50pF HCMOS Load Maximum 1.544MHz to 35.000MHz
50pF HCMOS Load Maximum 35.000001MHz to 70.000MHz
30pF HCMOS Load Maximum 70.000001MHz to 100.000MHz |
|
The maximum load the oscillator can drive specified in terms of the
number of gates or the type of load circuit (Figures 2, 3 and 4 in oscillator glossary of terms).
|
 |
Storage Temperature |
-55°C to +125°C |
|
The minimum and maximum temperatures that the device can
be stored or exposed to when in a non-oscillation state. After exposing or
storing the device at the minimum or maximum temperatures for a length of
time, all of the operating specifications are guaranteed over the specified
Operating Temperature Range.
|
 |
| Output Control Function |
Tri-State Enable High |
 |
| Tri-State Input Voltage |
90% of Vdd Min. or No Connect to Enable Output, 10% of Vdd Max. to Disable Output (High Impedance) |
 |
| Standby Current |
10µA Maximum (Disabled Output, High Impedance)
|
 |
Start Up Time |
10mSec Maximum |
|
The specified time from oscillator power-up to the time the oscillator
reaches steady state oscillation.
|
 |
| RMS Phase Jitter |
1pSec Maximum (12kHz to 20MHz offset frequency) |
 |